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Abstract 
 
In this work we present the combination of NoCMaker, a 
simulation,  verification  and  synthesis  design  space 
exploration  tool  for  NoC-based  MPSoCs,  and  j2eMPI, 
which is a Java SW stack library based on Message Passing 
Interface (MPI) that allows to run parallel applications and 
benchmarks  on  top  of  the  processors  modelled  by 
NocMaker at transactional level. 
NoCMaker is based on Java and let the hardware designers 
to create cycle accurate designs of different types of NoCs 
architectures  by  writing  a  simple  XML  input  file  that 
describes different system parameters. 
Applications that run on these systems must be described in 
Java  and  interact  with  the  primitives  of  the  network 
interface  drivers  to  communicate  with  other  processors. 
The j2eMPI library is a higher level API to easily use the 
NoC  infrastructure  by  describing  applications  as  regular 
MPI way. Thus, NocMaker-j2eMPI can be used to obtain 
some network performance metrics like throughput, mean 
latency,  and  task  time  by  running  more  realistic  traffic 
patterns or applications, and extracting at the same time an 
early  estimation  the  used  hardware  resources,  and  the 
energy consumption of the particular systems running the 
given applications in the study of the NoCs. 
 
1.  Introduction 
 
The  design  of  future  homogeneous  or  heterogeneous 
MPSoCs  [1]  will  introduce  complex  problems  being  the 
design  of  the  communication  architecture  the  most 
important  one,  but  also  the  interoperability  and 
programmability through high-level programming model is 
a key issue to exploit all hardware capabilities. Nowadays 
Networks-on-chips (NoCs) [2][3] have been adopted in the 
research  community  as  systematic  approach  to  deal  with 
some  problems  of  the  old  bus-based  schemes,  such  as 
scalability, power efficiency, design productivity by reusing 
the  components,  etc.  Unfortunately,  their  performance  is 
determined  by  too  many  variables:  topology,  switching 
scheme, flow control, buffering, packet size…On the other 
hand, many programming models and languages have been 
proposed [4][5][6][7][8] to exploit the HW capabilities of 
these  complex  embedded  systems  by  SW  designers,  and 
now this is key topic in the ongoing research. 
 
 
2. NoCMaker environment 
 
Thus, in this work we present NoCMaker [9][10][11], an 
automatic  rapid  prototyping  tool  and  component  re-use 
environment to build different simulatable, verificable and 
synthesizable  NoC-based  MPSoCs  in  order  to  perform  a 
design space exploration based on JHDL [12] a Java API 
for describing and simulate circuits. As shown in figure 1, 
the entry point of NoCMaker is a XML file describing a 
NoC  Design  Space  Point  (NDSP),  which  represents  a 
custom implementation in the large multidimensional NoC 
design space (network topology, switching scheme, routing 
algorithm,  packet  size,  queue  lengths,  etc).  Using  this 
simple  definition,  NoCMaker  generates  a  cycle  accurate 
model  of  whole  system  by  attaching  different  processor 
models  or  traffic  generators  on  each  tile  of  the  NoC. 
Afterwards, all the system dynamism can be interactively 
viewed  by  using  the  interactive  activity  viewer  at 
transactional  level  (figure  2),  or  browsing  through  the 
schematic viewer (figure 3), or waveform viewer at cycle 
accurate  level  in  order  to  verify  the  correctness  of  the 
simulation process. It is important to remark that the system 
is  constantly  supervised  in  order  to  detect  effortlessly 
possible  deadlocks,  link  bottleneck  issues,  end-to-end 
delivery  statistics,  etc.  If  some  incorrect  state  occurs  the 
assertion  code  stops  the  simulation  and  popping  up  a 
message giving the necessary hint to the designer to identify 
the error. 
 
Figure 1: NoCMaker design flow 
 
   
Figure 2: NoCMaker frame 
activity viewer 
Figure 3. Router interactive 
schematic view Finally,  NoCMaker  also  reports  an  early  estimation 
summary  of  the  important  metrics,  such  as,  area  usage, 
performance  and  energy  estimation  of  the  system.  These 
data can be used to compare different NDSPs in order to 
evaluate which is the best NoC architecture according to the 
traffic patter or the embedded application scenarios. 
 
3. j2eMPI: Java-based embedded MPI for 
NoC-based MPSoCs 
 
The objective of j2eMPI is to let the software designers to 
program multi or future many-core on-chip systems using 
the same way as in a traditional cluster of processors but 
now on the embedded domain. The j2eMPI, which is a Java 
SW stack library based on Message Passing Interface (MPI) 
that allow to run parallel applications and benchmarks on 
top  of  each  emulated  processor  included  on  NoC-based 
embedded system. The j2eMPI is a subset of MPI functions 
composed  of  two  different  SW  layers  (see  figure  4);  the 
driver  or  low-level  communications  functions  to  access 
different network interfaces from the processor cores (i.e. 
Avalon, OPB, AMBA) to exchange data through the NoC; 
and a subset of the MPI routines (see table 1). We select a 
minimal  working  subset  of  standard  MPI  functions.  This 
task is necessary because MPI contains more than hundred 
functions, most of them useless in NoC-based MPSoCs. 
 
Types of MPI 
functions 
Ported MPI functions 
Management  MPI_Init, MPI_Finalize, MPI_Finalized, 
MPI_Initialized, MPI_Comm_size, 
MPI_Comm_rank, MPI_Get_processor_name, 
MPI_Get_version 
Profiling  MPI_Wtick, MPI_Wtime 
Point-to-point 
communication 
MPI_Send, MPI_Recv, MPI_SendRecv 
Collective 
communication 
MPI_Broadcast, MPI_Gather, MPI_Scatter, 
MPI_Barrier MPI_Reduce, MPI_Scan 
Table 1. Supported functions in our j2eMPI library 
 
 
Figure 4: Layered view of the porting process from 
standard MPI to Java embedded MPI 
 
In  order  to  justify  and  verify  our j2eMPI  library  we  test 
several  basic  benchmarks  and  traffic  patters,  and  parallel 
applications  as  well,  like  the  parallel  generation  of  the 
number pi and the Mandelbrot set, etc. 
 
4.  Conclusion 
 
In  summary,  we  have  proposed  a  rapid  and  robust 
component  re-use  HW-SW  NoC-based  MPSoC  EDA 
environment for design  and profiling larges SoC systems 
that allows its extension or modification in many different 
ways. Thus, NoCMaker and j2eMPI let HW-SW designers 
faster  and  more  reliable  system  level  design,  including 
application tasks parallelization that most of the times are 
critical to analyze their impact on the whole system design. 
NoCMaker  has  proven  to  be  very  valuable  for  network 
validation at different levels of abstraction. 
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